Asynchronous capacitive SAR ADC based on Hopfield network
نویسندگان
چکیده
This letter revisits a Hopfield network for an SAR ADC configuration, which enables low voltage, power and fast operation with small circuitry. It employs asymmetrical to avoid local minimum, it uses capacitors switches instead of very large resistors. Our N-bit N chopper-type comparators asynchronous parallel operation, is different from the conventional employing only one comparator. requires sampling clock each input data sampling; no internal high frequency required. Its AD conversion time determined by comparator delays capacitor charge/discharge settling times; hence latency or two cycles. verified SPICE simulations.
منابع مشابه
A pipelined SAR ADC with gain-stage based on capacitive charge pump
This paper presents a 14-bit, tunable bandwidth two-stage pipelined successive approximation analog to digital converter which is suitable for low-power, cost-effective sensor readout circuits. To overcome the high DC gain requirement of operational transconductance amplifier in the gain-stage, the multi-stage capacitive charge pump (CCP) was utilized to achieve the gain-stage instead of using ...
متن کاملLinearity analysis of single-ended SAR ADC with split capacitive DAC
This paper proposes the design of a 6-bit single-ended SAR ADC with a variable sampling rate at a maximum achievable speed of 50 MS/s. The SAR ADC utilizes the split capacitor array DAC with a non-conventional split-capacitor value. The influence of switches in the capacitive DAC on the ADC’s non-linearity is analysed. According to the fulfilled analysis the recommendations for switches and cap...
متن کاملDigital Calibration of SAR ADC
Four techniques for digital background calibration of SAR ADC are presented and compared. Sub-binary redundancy is the key to the realization of these techniques. Some experimental and simulation results are covered to support the effectiveness of these techniques. Keywords—SAR ADC, digital background calibration, DAC mismatch, bit weight, sub-binary redundancy
متن کاملA 1V 11fJ/Conversion-Step 10bit 10MS/s Asynchronous SAR ADC in 0.18μm CMOS
This paper presents a 10-bit SAR ADC using a variable window function to reduce the unnecessary switching in DAC network. At 10-MS/s and 1-V supply, the ADC consumes only 98 μW and achieves an SNDR of 60.97 dB, resulting in an FOM of 11 fJ/Conversion-step. The prototype is fabricated in a 0.18μm CMOS technology.
متن کاملA Novel Asynchronous ADC Architecture
In this paper, a novel architecture for asynchronous analog-digital conversion is presented, designed using the NULL Convention Logic (NCL) paradigm. This analogto-digital converter (ADC) employs successive approximation and a one-hot encoded masking technique to digitize analog signals. The architecture scales readily to any given resolution by utilizing the one-hot encoded scheme to permit id...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEICE Electronics Express
سال: 2022
ISSN: ['1349-2543', '1349-9467']
DOI: https://doi.org/10.1587/elex.19.20220276